Computer Architecture and Performance
Course Period:Now ~ 2008-03-18
LINE sharing feature only supports mobile devices

Course Intro

Course Plan

1. The Processor:Datapath and Control Building a Datapath 2. Single-Cycle processor and Multi-Cycle Processor and Exceptions 3. Enhancing Performance with Pipelining (a) A Pipelined Datapath (b) Pipeline Control (c) Pipeline Hazards (d) Data hazards and Forwarding (e) Data hazards and Stalls (f) Branch hazards 4. Exploiting Memory Hierarchy (a) The Cache Memory System (b) Measuring and Improving Cache Performance (c) Virtual Memory 5. Storage, Networks, and Other Peripherals (a) Disk Storage and Dependability Networks (b) I/O Interface and Performance
 Textbooks
Computer Organization and Design: The Hardware/Software Interface, 3rd ed., David Patterson and John Hennessy, 2005
  • Course Outline
  • Designing a Single-cycle Processor
  • Designing a Multi-cycle Processor
  • Pipeline Processing-1
  • Pipeline Processing-2
  • Ch07-Memory Hierarchy
Teacher / 林學儀

Related Courses

1092_Project study (Ⅱ)
黃世演
Period:Not set
1072_Project study (Ⅱ)
林正堅
Period:Not set
1072_Discrete Mathematics
林基源
Period:Not set
1061_Verilog Hardware Description Language
劉紹漢
Period:Not set
LINE sharing feature only supports mobile devices