1082_Design of Digital System
Course Period：Now ~ Any Time
LINE sharing feature only supports mobile devices
Course Intro
Course Plan
-
ch1
-
ch2
-
ch3
-
ch4
-
Verilog Not , Buffer , Buffer if 0 , Buffer if 1 , Not if 0 , Not if 1
-
Verilog 實例說明 4x1 MUX 4對1多工器
-
Verilog Basic Gate ch4 p4-3
-
第一次 使用 Quartus II 9.1 SP2 與 ModelSim Altera Starter
-
Verilog reg , Vectore , number , Array , Memory , parameter 使用
-
ch5
-
ch6
-
ch8
-
ch7
-
ch9
-
ch10
-
ch11
Teacher / 吳水旺
Related Courses
|
|
||||||
|
|
|
||||||
|